

**THIS PAGE IS INSERTED BY OIPE SCANNING
AND IS NOT PART OF THE OFFICIAL RECORD**

Best Available Images

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

BLACK BORDERS

TEXT CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT

BLURRY OR ILLEGIBLE TEXT

SKEWED/SLANTED IMAGES

COLORED PHOTOS HAVE BEEN RENDERED INTO BLACK AND WHITE

VERY DARK BLACK AND WHITE PHOTOS

UNDECIPHERABLE GRAY SCALE DOCUMENTS

**IMAGES ARE THE BEST AVAILABLE
COPY. AS RESCANNING *WILL NOT*
CORRECT IMAGES, PLEASE DO NOT
REPORT THE IMAGES TO THE
PROBLEM IMAGE BOX.**




FIG. 1

VIDEO DATA RECORDER (VDR)
PHYSICAL APPEARANCE




FIG. 2
VIDEO DATA RECORDER




FIG. 3

VIDEO DATA RECORDER (VDR)
BASIC SYSTEM INTERCONNECT




FIG. 4
VIDEO DATA RECORDER (VDR)
BLOCK DIAGRAM




FIG. 5

I.P. DATA RECORDER





FIG. 6

I.P. DATA RECORDER






FIG. 8

IP BASED FLIGHT
DATA RECORDER SYSTEM




FIG. 9
BLOCK DIAGRAM—
IP LAN TO CONTROLLER




FIG. 10

BLOCK DIAGRAM—
DIRECT IP LAN TO MEMORY




FIG. 11
PROTOCOL CONVERTER

Figs. 16A-16Z




FIG. 12





FIG. 13

SST COMPACT FLASH BLOCK DIAGRAM







FIG. 15

Fig 16A



SCH A SH.1

Memory Access Processor Power Boot Logic

MPC855T-66MHz

Memory Array Processor DATA BUS

SCH A SH.2

Fig. 15b






Fig. 16c



Processor Memory Interface


SCH A SH.3

Fig. 18D



Microprocessor Grounds

Fig 16




MICROARRAY PROCESSOR POWER INPUT

SCH A SH.5

Fig 166

CONTROL MICROPROCESSOR


MPC855T-66MHz



SCH A SH.6 +

Memory Address Processor Control Signals


Fig 166



SCH A SH. 7


Memory Address LAN Interface and Power Tap

FIG. 16H



SCH A SH.8 +


16
Fix



SCH A SH.9 +

Memory
APR 1994
Proc. ESOR
NON-VOLATILE MEMORY


Fig. 165



Continued VIDEO FRONT END

SCH B SH.1 (VIDEO FRONT END)


Fig 16 X



Digital VIDEO Encoder
Memory Circuits
Controller Address

SCH B SH.2 (VIDEO ENCODER)


Fig 161



Controller Digital Video Encoder Power Circuit


SCH B SH.3 (VIDEO ENCODER)

Fig 6





CONTROLLER ~~PROVIDES~~ DIGITAL VIDEO OUTPUT
DIGITAL VIDEO OUTPUT & DATA I/F

SCH B SH.4 (VIDEO ENCODER)



SCH B SH.5 (VIDEO ENCODER)


Fig. 160



CONTROLLER
DATA AND ADDRESS LATCH

SCH B SH.6 (VIDEO ENCODER)


POWER ON
RESET CIRCUIT



SCH B SH.7


MPC855T-66MHz

16Q



SCH B SH.10

Fig. 10A




Processor Address Bus

Control Processor


SCH B SH.11

FIG. 16S



CONTROL PROCESSOR GROUNDS


Fig 16.T



SCH B SH.13


CONTROLER PROCESSOR POWER CIRCUITS

Fig. 104



CONTROL PROCESSOR STROBES


Fig 16V



SCH B SH.15


CONTROL LAN INTERFACE

Fig. 163



SCH B SH.16 +


Fig. 15X



SCH B SH.17 +

CONTROLLER BRACV350A NON-VOL. ATTC. MEMORY

Fig. 16 Y




SCH B SH.00

CONTROL - EVENT INTERFACES
DETECTION

Fig. 16Z

CONTACT CLOSURE OUTPUTS
(4EA SPDT CHANNELS)



CONTROL - OUTPUT INTERFACES

SCH B SH.9

- 1) Delete sh 14, 15
- 2) Make 4x sh's 10, 11, 12, 13
(Labeled PCMCIA1..., PCMCIA2...)

MPC855T-66MHz

PROCESSOR
DATA BUS

DATA[31..0]

DATA3

DATA31

D0

DATA0

PORESET#

D31

PORESET

RSTCONF

SRESET

SRESET#

+3.3V

SRESET#

4.000MHZ
MA506

XTAL

EXTAL

XFC

XTAL

EXTAL

XFC

TRST


TCK/DSCK

PROCESSOR
TIMEBASE

SCH C SH.1

RECORD Processor Data Bus AND TIMEBASE

Fig. 17B



Recorder Processor Address bus

SCH C SH.2

Fig. 17C

CONTROL PROCESSOR

VSSSYN
VSSSYN1

MPC855T-66MHz


GND

GND

SCH C SH.3

Recorder Processor Ground

Fig. 17C




Processor V_{DD}

Recorder

Fig. 17D

CONTROL MICROPROCESSOR

MPC855T-66MHz



Stores

Processor


Recorder

+




~~SECRET~~

Fig 17a



SCH C SH.7


Fig. 176



Non-Volatile Memory
Processor ~~Flash Memory~~
Recorder

SCH C SH.8


Fig. 17A



SCH C SH.9


RECORDER LAN ~~Interface~~ Interface

Fig. 17




Memory
PCMCIA Buffers
Decoder

Fig. 17*




memory
PCMCIA Buffers & Power



Reset

Fig. 175




memory
PC MCI AL Buffers

PC MCI AL Buffers

SCH C SH.11+

721 2019



INTERFACED
PCMCIA1 for Non-Volatile Memory
Recorder